

HM42-CP Block Diagram

PCB P/N : 48.4GW01.011
REVISION : -1 09920

Project code: 91.4GW01.001 (HM42-CP)
91.4GY01.001 (JE40-CP)
91.4GZ01.001 (SJV41-CP)
91.4JD01.001 (BA40-CP)

Clock Generator
ICS9LRS3197AKLFT

X2
14.318Mhz

DDRIII Slot 0
800/1066

DDRIII Slot 1
800/1066

DDRII Channel A
DDR II Channel B

Intel CPU
Arrandale
4, 5, ..., 9, 10

FDI x8 DMI x4

X3
27Mhz
N11P-GE1
N11M-GE1
Nvida

RGB CRT
LVDS 1CH
HDMI

CRT
LCD
WXGA+
HDMI

Mini-Card
WLAN

Mini-Card
3G

Giga LAN
BCM57780

RJ45
CONN

X1
25Mhz

X5
25Mhz


MIC IN
INT MIC

HD AUDIO
CODEC
ALC272

OP AMP
G1454

LINE OUT

2CH SPEAKER



CPU FAN

INTEL
PCH
14 USB 2.0/1.1 ports
ETHERNET (10/100/1000Mb)
High Definition Audio
6 SATA ports
8 PCIE ports
ACPI 1.1
LPC I/F
PCI/PCI BRIDGE
11, 12, ..., 18, 19

USB 2.0

WEBCAM
BLUETOOTH
USB x 3
USB_BD
09736-1

JE40_Power_BD
09738-1
HM42_Power_BD
09737-1
SJV41_Power_BD
09740-1
SJV41_LED_BD
09739-1

Card Reader
AU 6433

SD/MMC
MS/MS Pro/xD

SATA HDD

SATA ODD

SATA

SPI

X6
32.768Khz

LPC Bus

LPC debug

KBC
ENE 3930

X4
32.768Khz

Flash ROM
128KB

Thermal
Sensor

Touch
PAD

Int.
KB

Flash ROM
4MB

BA40_Power_BD
09768-1

SYSTEM DC/DC
RT8223

INPUTS	OUTPUTS
DCBATOUT	5V_S5 3D3V_S5

SYSTEM DC/DC
RT8209E

INPUTS	OUTPUTS
DCBATOUT	1D5V_S3

SYSTEM DC/DC
RT8209E

INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT 1D05V_S0

SYSTEM DC/DC
RT9025

INPUTS	OUTPUTS
DCBATOUT	1D8V_S0

SYSTEM DC/DC
RT8209E

INPUTS	OUTPUTS
DCBATOUT	VGA_CORE

SYSTEM DC/DC
TPS5161

INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE

CPU DC/DC
ISL62882C

INPUTS	OUTPUTS
DCBATOUT	VCC_CORE

CHARGER
ISL88731C

INPUTS	OUTPUTS
DCBATOUT	BT+

Discrete N11M

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Block Diagram		
Size A3	Document Number HM42-CP	Rev SC
Date: Friday, January 22, 2010	Sheet 1 of 72	

PCH Strapping

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/ GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-kΩ weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/ GPIO53	Default - Internal pull-up. Low (0)= Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1) : Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

Processor Strapping

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0

USB Table


PCIE Routing

LANE1	LAN
LANE2	MiniCard1
LANE3	MiniCard2

Pair	Device
0	USB3
1	USB2
2	USB4
3	MINICARD1
4	WECAM
5	Touch Panel
6	NC
7	NC
8	NC
9	USB1 (HS)
10	Finger Print
11	Blue Tooth
12	MINIC2
13	Cardreader

<Variant Name>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Table of Content			
Size A3	Document Number HM42-CP	Rev SC	
Date: Friday, January 22, 2010	Sheet 2	of	72



For Graphics Disable, Pull-down to GND via 1-k ± 5% resistor

1130 -SC

0113 -1

62.10040.611
2ND = 62.10055.341
3RD = 62.10055.341
4th = 62.10055.321


lab stuff 2nd,3rd and 4 th in BOM
Eng add 1st source(62.10040.611)
Eng do not stuff 4 th in BOM
because 4 th have been purge , so stuff 1st in BOM
but CE said, 4th need stuff in PD if not any concern

pe1 3rd 62.10055.341 and 4th 62.10055.321
3rd and 4th have been purged
CE will confirm SQM if it can add BOM
CE will release EC to add to BOM

Discontinued

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU (1/7)		
Size	Document Number		Rev		SC
A3	HM42-CP				
Date:	Friday, January 22, 2010		Sheet	4	of 72



20 M_A_DQ[63..0] <<>>

20 M_A_BS0 <<>>
20 M_A_BS1 <<>>
20 M_A_BS2 <<>>

20 M_A_CAS# <<>>
20 M_A_RAS# <<<<
20 M_A_WE# <<<<

hexainf@hotmail.com
GRATIS - FOR FREE

CPU1C 3 OF 9

AUBURNDALÉ

DDR SYSTEM MEMORY A

AUBURN CLARKUNF
62.10040.611
2ND = 62.10053.561
3rd = 62.10055.341
4th = 62.10055.321

SA_CK0
SA_CK0#
SA_CKE0

SA_CK1
SA_CK1#
SA_CKE1

SA_CS0#
SA_CS1#

SA_ODT0
SA_ODT1

SA_DM0
SA_DM1
SA_DM2
SA_DM3
SA_DM4
SA_DM5
SA_DM6
SA_DM7

SA_DQS0#
SA_DQS1#
SA_DQS2#
SA_DQS3#
SA_DQS4#
SA_DQS5#
SA_DQS6#
SA_DQS7#

SA_DQS0
SA_DQS1
SA_DQS2
SA_DQS3
SA_DQS4
SA_DQS5
SA_DQS6
SA_DQS7

SA_MA0
SA_MA1
SA_MA2
SA_MA3
SA_MA4
SA_MA5
SA_MA6
SA_MA7
SA_MA8
SA_MA9
SA_MA10
SA_MA11
SA_MA12
SA_MA13
SA_MA14
SA_MA15

SA_BS0
SA_BS1
SA_BS2

SA_CAS#
SA_RAS#
SA_WE#



21 M_B_DQ[63..0] <<>>

21 M_B_BS0 <<<<
21 M_B_BS1 <<<<
21 M_B_BS2 <<<<

21 M_B_CAS# <<<<
21 M_B_RAS# <<<<
21 M_B_WE# <<<<

M_B_DQ0
M_B_DQ1
M_B_DQ2
M_B_DQ3
M_B_DQ4
M_B_DQ5
M_B_DQ6
M_B_DQ7
M_B_DQ8
M_B_DQ9
M_B_DQ10
M_B_DQ11
M_B_DQ12
M_B_DQ13
M_B_DQ14
M_B_DQ15
M_B_DQ16
M_B_DQ17
M_B_DQ18
M_B_DQ19
M_B_DQ20
M_B_DQ21
M_B_DQ22
M_B_DQ23
M_B_DQ24
M_B_DQ25
M_B_DQ26
M_B_DQ27
M_B_DQ28
M_B_DQ29
M_B_DQ30
M_B_DQ31
M_B_DQ32
M_B_DQ33
M_B_DQ34
M_B_DQ35
M_B_DQ36
M_B_DQ37
M_B_DQ38
M_B_DQ39
M_B_DQ40
M_B_DQ41
M_B_DQ42
M_B_DQ43
M_B_DQ44
M_B_DQ45
M_B_DQ46
M_B_DQ47
M_B_DQ48
M_B_DQ49
M_B_DQ50
M_B_DQ51
M_B_DQ52
M_B_DQ53
M_B_DQ54
M_B_DQ55
M_B_DQ56
M_B_DQ57
M_B_DQ58
M_B_DQ59
M_B_DQ60
M_B_DQ61
M_B_DQ62
M_B_DQ63

CPU1D 4 OF 9

AUBURNDALÉ

DDR SYSTEM MEMORY - B

AUBURN CLARKUNF
62.10040.611
2ND = 62.10053.561
3rd = 62.10055.341
4th = 62.10055.321

<Variant Name> GP

SB_CK0
SB_CK0#
SB_CKE0

SB_CK1
SB_CK1#
SB_CKE1

SB_CS0#
SB_CS1#

SB_ODT0
SB_ODT1

SB_DM0
SB_DM1
SB_DM2
SB_DM3
SB_DM4
SB_DM5
SB_DM6
SB_DM7

SB_DQS0#
SB_DQS1#
SB_DQS2#
SB_DQS3#
SB_DQS4#
SB_DQS5#
SB_DQS6#
SB_DQS7#

SB_DQS0
SB_DQS1
SB_DQS2
SB_DQS3
SB_DQS4
SB_DQS5
SB_DQS6
SB_DQS7

SB_MA0
SB_MA1
SB_MA2
SB_MA3
SB_MA4
SB_MA5
SB_MA6
SB_MA7
SB_MA8
SB_MA9
SB_MA10
SB_MA11
SB_MA12
SB_MA13
SB_MA14
SB_MA15

SB_BS0
SB_BS1
SB_BS2

SB_CAS#
SB_RAS#
SB_WE#

W8
W9
M3

V7
V6
M2

AB8
AD6

AC7
AD1

D4
E1
H3
AK1
AL2
AR4
AT8

D5
F4
J4
L4
AH2
AL4
AR5
AR8

C5
E3
H4
M5
AG2
AL5
AP5
AR7

U5
V2
T5
V3
R1
T8
R2
R6
R4
R5
AR5
P3
R3
AF7
P5
N1

M_CLK_DDR2 21
M_CLK_DDR#2 21
M_CKE2 21

M_CLK_DDR3 21
M_CLK_DDR#3 21
M_CKE3 21

M_CS#2 21
M_CS#3 21

M_ODT2 21
M_ODT3 21

M_B_DM[7..0] 21


M_B_DQS#[7..0] 21

M_B_DQS[7..0] 21

M_B_A[15..0] 21

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU (3/7)			
Size A3	Document Number		Rev
	HM42-CP		SC
Date:	Friday, January 22, 2010	Sheet 6 of	72



48A

VCC_CORE

- AG35 VCC
- AG34 VCC
- AG33 VCC
- AG32 VCC
- AG31 VCC
- AG30 VCC
- AG29 VCC
- AG28 VCC
- AG27 VCC
- AG26 VCC
- AF55 VCC
- AF34 VCC
- AF33 VCC
- AF32 VCC
- AF31 VCC
- AF30 VCC
- AF29 VCC
- AF28 VCC
- AF27 VCC
- AD35 VCC
- AD34 VCC
- AD33 VCC
- AD32 VCC
- AD31 VCC
- AD30 VCC
- AD29 VCC
- AD28 VCC
- AD27 VCC
- AD26 VCC
- AC35 VCC
- AC34 VCC
- AC33 VCC
- AC32 VCC
- AC31 VCC
- AC30 VCC
- AC29 VCC
- AC28 VCC
- AC27 VCC
- AC26 VCC
- AA35 VCC
- AA34 VCC
- AA33 VCC
- AA32 VCC
- AA31 VCC
- AA30 VCC
- AA29 VCC
- AA28 VCC
- AA27 VCC
- AA26 VCC
- Y35 VCC
- Y34 VCC
- Y33 VCC
- Y32 VCC
- Y31 VCC
- Y30 VCC
- Y29 VCC
- Y28 VCC
- Y27 VCC
- Y26 VCC
- V35 VCC
- V34 VCC
- V33 VCC
- V32 VCC
- V31 VCC
- V30 VCC
- V29 VCC
- V28 VCC
- V27 VCC
- V26 VCC
- U35 VCC
- U34 VCC
- U33 VCC
- U32 VCC
- U31 VCC
- U30 VCC
- U29 VCC
- U28 VCC
- U27 VCC
- U26 VCC
- R35 VCC
- R34 VCC
- R33 VCC
- R32 VCC
- R31 VCC
- R30 VCC
- R29 VCC
- R28 VCC
- R27 VCC
- R26 VCC
- P35 VCC
- P34 VCC
- P33 VCC
- P32 VCC
- P31 VCC
- P30 VCC
- P29 VCC
- P28 VCC
- P27 VCC
- P26 VCC

AUBURNDALE


1.1V RAIL POWER

CPU CORE SUPPLY


POWER

CPU VIDS

SENSE LINES




1130 -SC




1130 -SC

1130 -SC




The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.

Please note that the VTT Rail Values are Auburndale VTT=1.05V; Clarksfield VTT=1.1V




<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
CPU (4/7)	
Size	Document Number
Custom	HM42-CP
Date	Friday, January 22, 2010
Sheet	7 of 72






Please note that the VTT Rail Values are Auburndale VTT=1.05V; Clarksfield VTT=1.1V






AUBURNF,CLARKUNF
62.10040.611
2ND = 62.10053.561
3rd = 62.10055.341
4th = 62.10055.321

AUBURDALE **GRAPHICS** **POWER** **PEG & DMI**








20 M_VREF_DQ_DIMM0 <<< 1 RN18 4 H RSVd9 R
21 M_VREF_DQ_DIMM1 <<< 2 SRN0J-10-GP-U 3 H RSVd10 R



VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND.




PCI-Express Configuration Select	
CFG0	1:Single PEG(Default) 0:Bifurcation enabled

CFG3 - PCI-Express Static Lane Reversal	
CFG3	1 :Normal Operation(Default) 0 :Lane Numbers Reversed 15 -> 0, 14 -> 1, ...

CFG4 - Display Port Presence	
CFG4	<p>1:Disabled; No Physical Display Port attached to Embedded Display Port (Default)</p> <p>0:Enabled; An external Display Port device is connected to the Embedded Display Port</p>

CFG7(Reserved) - Temporarily used for early Clarksfield samples.	
CFG7	<p>Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor.</p> <p>Note: Only temporary for early CFD sample (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report].</p> <p>For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.</p>



32 ACZ_RST# AUDIO
32 ACZ_SYNC AUDIO
32 ACZ_BITCLK AUDIO
32 ACZ_SDATAOUT AUDIO

1117 -SC
SIV fail when stuff 10-ohm,
fine tune 33-ohm for solving

33-ohm is required for intel recommend,
real value base on fine tune result


NO REBOOT STRAP



No Reboot Strap R23	
HDA_SPKR	Low = Default High = No Reboot

SA 0709

For after PCH stepping B3, have to DY,




hexinfo@hctmail.com
GRATIS - FOR FREE

SPI_CS0#, SPI_MISO, SPI_MOSI, SPI_CLK:
No series resistor required if routing length is 1.5"-6.5"

PCH Strapping


SPI_MOSI Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor.
Disable iTPM: Left floating, no pull-down required




83.00040.Q81 is ROHS parts
83.00040.R81 is Halogens free Part
arrange qual in Eng SKU

INTVRMEN- Integrated SUS
1.1V VRM Enable
High - Enable internal VRs

Integrated VccSusi_05, VccSusi1_5, VccCL1_5		
INTVRMEN	High=Enable	Low=Disable
Integrated VccLan1_05VccCL1_05		
LAN100_SLP	High=Enable	Low=Disable



PCH 1 stuff 71.0IBEX.G0U



UMA

















緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
PCH (1/9)		
Size	Document Number	Rev
A3	HM42-CP	SC
Date:	Friday, January 22, 2010	Sheet 11 of 72

LAN

MINICARD1

MINICARD2



hexainf@hotmail.com
GRATIS - FOR FREE

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchi, Taipei Hsien 221, Taiwan, R.O.C.


Title: PCH (2/9)
Size: A3
Document Number: HM42-CP
Date: Friday, January 22, 2010
Sheet: 12 of 72
Rev: SC



Title			
PCH (4/9)			
Size A3	Document Number		Rev
	HM42-CP		SC
Date:	Friday, January 22, 2010		Sheet 14 of 72



1209 -SC





PCH strapping

BOOT BIOS Strap		
GNT#0	GNT#1	BOOT BIOS Location
0	0	LPC
1	0	Reserved
floating	0	PCI
floating	floating	SPI (Default)

PCI_GNT#1	
1	Default (Internal pull up)
0	Configures DMI for ESI compatible operation (Not for Mobile platform)

```
41 PCLK_FWH
12 CLK_PCI_FB
40 CLK_PCI_KBC
```




PCH strapping

A16 swap override Strap/Top-Block
Swap Override jumper

PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default
-----------	---

PCH strapping

NV_CLE	DMI termination voltage
floating	internal pull-up

✗ These pins are left as NC,  because the function is disable


NV_ALE	
1	Enable Anti-Theft Tech
floating	Disable (internal pull down)

DMI Termination Voltage	
NV_CLE	Set to Vss when low. Set to Vcc when high

USB

Pair	Device
0	USB3
1	USB2
2	NC
3	MINICARD1 (WLAN)
4	WECAM
5	NC
6	NC
7	NC
8	3G SIM Card
9	USB1 (HS)
10	NC
11	Blue Tooth
12	MINIC2 (3G)
13	Cardreader

HM42-CP SA



1006 -SA swap net

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH (5/9)

Size


	Document Number
--	-----------------

A3 4






D


2



GPIO27 has a weak[20K] internal pull up.
To enable on-die PLL Voltage regulator,
should not place external pull down.



exainf@hotmail.com
RATIS - FOR FREE











<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title: **PCH (9/9)**





Size: A3 Document Number: **HM42-CP** Rev: **SC**

Date: Friday, January 22, 2010 Sheet: 19 of 72






Layout Note:
Place these Caps near
SO-DIMMA.







1016 -SB





1016 -SB





DIS

LCD/INVERTER/CCD CONN

LCD/CCD CONN




1016 -SB




1005 -SA


define same as SJM50-PU, can use SJM50 Cable



1016 -SB



Internal Mic





Discrete N11M

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title			
LCD CONN			
Size	Document Number	Rev	
	HM42-CP	SC	
Date:	Friday, January 22, 2010	Sheet	23 of 72

hexainf@hotmail.com
GRATIS - FOR FREE


[illegible][illegible]

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CRT CONN			
Size	Document Number		Rev
	HM42-CP		S
Date:	Friday, January 22, 2010	Sheet 24 of 72	



SATA Connector



UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

HDD CONN

Size	Document Number
------	-----------------


HM42-CP

Rev	SC
-----	----

Date: Friday, January 22, 2010

Sheet	26	of	72
-------	----	----	----

ODD Connector



UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ODD

Size

Document Number

HM42-CP


Rev

SC

Date: Friday, January 22, 2010

Sheet 27 of 72

BLUETOOTH MODULE



JV50

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BLUETOOTH


Size	Document Number
------	-----------------

HM42-CP

Rev
SC

Date: Friday, January 22, 2010



Sheet	28	of	72
-------	----	----	----



- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.

LAN Connector

LAN Connector





2 LED LAYOUT

NODE	COLOR
12(+)	13(-)
YELLOW	YELLOW


3 LED LAYOUT

NODE	COLOR
9(-)	10(+)
GREEN	GREEN
11(-)	10(+)
ORANGE	ORANGE







change R650 from 10K-ohm to 4.7K-ohm
For preventing the beep sound is too loudly
from Realtek FAE suggestion




1130-SC



R636 stuff 22-ohm
For Realtek FAE suggestion




33 ALC_EAPD#



4.75V / 300mA

1130-SC

74.09091.F3F
2nd = 74.09198.A7F



ALC272

HM4-CP SA

0118 -1 EMI

ALC268_SENSE

20KR2F-L-GP

EC300

SC680P50V2KX-2GP

INT_MIC1_R

SRN1KJ-4-GP

INT_MIC1

AUD_MICIN_R

AUD_MICIN_L

83.00355.A1F

2nd = 83.00355.D1F

3rd = 83.00355.E1F

83.00355.A1F

2nd = 83.00355.D1F

3rd = 83.00355.E1F

83.00355.A1F

2nd = 83.00355.D1F

3rd = 83.00355.E1F

83.00355.A1F

2nd = 83.00355.D1F

3rd = 83.00355.E1F

83.00355.A1F

2nd = 83.00355.D1F

3rd = 83.00355.E1F

83.00355.A1F

2nd = 83.00355.D1F

3rd = 83.00355.E1F

83.00355.A1F

2nd = 83.00355.D1F

3rd = 83.00355.E1F

83.00355.A1F

2nd = 83.00355.D1F

3rd = 83.00355.E1F

83.00355.A1F

2nd = 83.00355.D1F

3rd = 83.00355.E1F

previous 2.2uF 0603 10V Y5V
Current 2.2uF 0603 10V X5R
1211 -SC

DY C656 For Realtek FAE suggestion

<Core Design>

緯創資通




Wistron Corporation

21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title Azalia codec ALC272

Size A3 Document Number HM42-CP Rev SC

Date: Friday, January 22, 2010 Sheet 32 of 72





Gain= $R_f/R_i=52K/20K=2.6V/V$
 $f(HP)=1/(2 \pi * 20K * 0.47\mu f)=16.9Hz$
 If $V_{IN}=1.54V$ Gain=2.6V/V $R_L=4\Omega$ $V_O(peak)=4V$ $V(rms)=2.828V$
 Power= $2.446^2/4=1.5W$

UMA

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.



Title		AUDIO AMP	
Size	Document Number	HM42-CP	Rev SC
Date:	Friday, January 22, 2010	Sheet 33	of 72

Internal Speaker



JV50

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title			
<div>Resrve MDC</div>			
Size	Document Number		Rev
	<div>HM42-CP</div>		SC
Date: Friday, January 22, 2010		Sheet 35 of	72




Pin	Name	SD Mode Description
1	CD/DAT3	Card detect/Data line[Bit 3]
2	CMD	Command/Response
3	VSS1	Supply voltage ground
4	VDD	Supply voltage
5	CLK	Clock
6	VSS2	Supply voltage ground
7	DAT0	Data line[Bit 0]
8	DAT1	Data line[Bit 1]
9	DAT2	Data line[Bit 2]

Pin No.	SD/MMC	MS/MS PRO	xD
P1	xD-R/B		2P
P2	xD-RE		3P
P3	xD-CE		4P
P4	xD-CLE		5P
P5	xD-ALE		6P
P6	xD-WE		7P
P7	xD-WP		8P
P8	xD-D0		10P
P9	xD-D1		11P
P10	SD-DAT2	9P	
P11	SD-DAT3	1P	
P12	SD-CMD	2P	
P13	4in1-GND	3P/6P	1P/10P
P14	MS-VCC		8P
P15	MS-SCLK		8P
P16	MS-DATA3		7P
P17	MS-INS		6P
P18	MS-DATA2		5P
P19	MS-DATA0		4P

Pin No.	SD/MMC	MS/MS PRO	xD
P20	MS-DATA1		3P
P21	MS-BS		2P
P22	4in1-GND	3P/6P	1P/10P
P23	SD-VCC	4P	
P24	SD-CLK	5P	
P25	SD-DAT0	7P	
P26	xD-D2		12P
P27	xD-D3		13P
P28	xD-D4		14P
P29	SD-DAT1	8P	
P30	xD-D5		15P
P31	xD-D6		16P
P32	xD-D7		17P
P33	xD-VCC		18P
P34	SD-CD-SW		19P
P35	SD-WP-SW	SD-WP-SW	
P36	SD-CD-SW	SD-CD-SW	
P37	4 IN 1-GND	SD-WP/CD-SW-GND	
P38			

5 IN1 CARD-READER (SD/MMC/MS/MS PRO/XD)



Pin	Name	Dir	description
1	XD_CD#	-	presence detect
2	R/B#	OUT	Ready / Busy (open-drain)
3	RE#	IN	Read Enable
4	CE#	IN	Card Enable
5	CLE	IN	Command Latch Enable
6	ALE#	IN	Address Latch Enable
7	WE#	IN	Write Enable
8	WP#	IN	Write Protect
9	GND	-	Ground
10	SD0	IN/OUT	data bit 0
11	SD1	IN/OUT	data bit 1
12	SD2	IN/OUT	data bit 2
13	SD3	IN/OUT	data bit 3
14	SD4	IN/OUT	data bit 4
15	SD5	IN/OUT	data bit 5
16	SD6	IN/OUT	data bit 6
17	SD7	IN/OUT	data bit 7
18	VCC	-	3.3V power

Pin	Pin Name	Description
1	VSS	Vss
2	BS	Bus state signal
3	DATA1	Data1 Parallel / NC Serial
4	SDIO/DATA0	Data0 Parallel / Data Serial
5	DATA2	Data2 Parallel / NC Serial
6	INS	Stick detect (connected to VSS)
7	DATA3	Data3 Parallel / NC Serial
8	SCLK	Clock signal
9	VCC	Vcc (2.7V - 3.6V)
10	VSS	Vss

緯創資通

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Cardreader

HM42-CP


Rev 36 of 72

hexainf@hotmail.com
GRATIS - FOR FREE

Mini Card Connector(WLAN)






Place near MINI1



hexainf@hotmail.com
GRATIS - FOR FREE

Mini Card Connector(Robson2 and 3G)



Discrete N11M

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

MINI CARD

Size

Document Number

HM42-CP

Rev


Date: Friday, January 22, 2010

Sheet 37 of 72


72

Thermal Get define

- Sensor0 => CPU
- Sensor1=> system temp (thermal DPX1)
- Sensor2=> HW T8 shut down(thermal DPX2)
- Sensor3=> unused(thermal DPX3)
- Sensor4=> MCH
- Sensor5=> PCH
- Sensor6=> Adpater Current
- Sensor7=>dGPU
- Sensor8=>Battery Thermal
- Sensor9=>Battery Current



DXP1: System Sensor
DXP2: H/W Setting (T8)
DXP3: do not use



3. System Sensor, Put on palm rest






UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **Thermal/Fan Connector**
Size: Document Number: **HM42-CP** Rev: **SC**
Date: Friday, January 22, 2010 Sheet 39 of 72

16 EC_SW <<< 1 D17
3 EC_SW KBC
BATS4PT-GP
83.00054.TB1
2ND = 83.BATS4.SB1
3rd = 83.00054.SB1

Prevent BIOS data loss solution
1019 -SB




Internal Keyboard
Connector



change connect to FPC (Same as Lab)
20.K0251.026 Pin 1 -> left side
20.K0320.026 Pin 1 -> right side (use in lab stage)
so swap net


do not use 74.00268.07B in project for Deark suggestion
10-28 -SB

Cover Up Switch



L16 -> 68.00082.011 is a obsoleted part
0930 -SA

Impedance: 60-ohm
rated Current :3A



BATTERY
THERMAL

1016 -SB

SS_ENABLE KBC

SS_ENABLE

SS_ENABLE

SS_ENABLE

SS_ENABLE

SS_ENABLE

SS_ENABLE

SS_ENABLE

SS_ENABLE

SS_ENABLE

SS_ENABLE

SS_ENABLE

SS_ENABLE

SS_ENABLE

SS_ENABLE

SS_ENABLE

SS_ENABLE

SS_ENABLE

SS_ENABLE

SS_ENABLE

SS_ENABLE

SS_ENABLE

SS_ENABLE

SS_ENABLE

SS_ENABLE

SS_ENABLE

SS_ENABLE

SS_ENABLE

SS_ENABLE

SS_ENABLE

SS_ENABLE

SS_ENABLE

SS_ENABLE

PCB Version AID (PinB)	Pull-Down Resistor	Pull-Up Resistor (3D3V_AUX_S5)	Voltage
SA	100K	10K	3.0V
SB	100K	20K	2.75V
SC	100K	30K	2.54V
-I	100K	47K	2.24V
Reserved	100K	68K	1.94V
Reserved	100K	82K	1.81V
Reserved	100K	100K	1.65V

Value	PN
10K	63.10334.1DL
8.2K	63.82234.1DL
6.98K	64.69815.6DL
4.7K	63.47234.1DL
3K	64.30015.6DL
2K	64.20015.6DL
1K	63.10234.1DL

Model ID	Value	PN
14" PH 10K 3.3V_AUX_S5	10K	63.10334.1DL
17" PL 10K GND	10K	63.10334.1DL

Model ID	Value	PN
14" PH 10K 3.3V_AUX_S5	10K	63.10334.1DL
17" PL 10K GND	10K	63.10334.1DL

Model ID	Value	PN
14" PH 10K 3.3V_AUX_S5	10K	63.10334.1DL
17" PL 10K GND	10K	63.10334.1DL

Model ID	Value	PN
14" PH 10K 3.3V_AUX_S5	10K	63.10334.1DL
17" PL 10K GND	10K	63.10334.1DL

Model ID	Value	PN
14" PH 10K 3.3V_AUX_S5	10K	63.10334.1DL
17" PL 10K GND	10K	63.10334.1DL

Model ID	Value	PN
14" PH 10K 3.3V_AUX_S5	10K	63.10334.1DL
17" PL 10K GND	10K	63.10334.1DL

Model ID	Value	PN
14" PH 10K 3.3V_AUX_S5	10K	63.10334.1DL
17" PL 10K GND	10K	63.10334.1DL

Model ID	Value	PN
14" PH 10K 3.3V_AUX_S5	10K	63.10334.1DL
17" PL 10K GND	10K	63.10334.1DL


緯創資通 Wistron Corporation

21F, 8F, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taiwan 300, R.O.C.



File: KBC KB3930
Size: Document Number
Date: Friday, January 22, 2010 Sheet: 40 of 72

hexainf@hotmail.com
GRATIS - FOR FREE


EC BIOS Flash ROM



System BIOS Flash ROM



GOLDEN FINGER FOR DEBUG BOARD



Discrete N11M

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BIOS

Size	Document Number
------	-----------------

HM42-CP


Rev

SC




Date: Friday, January 22, 2010

Sheet 4

72



Eng stuff 20.K0498.006 Pin 1 ->right side
PD change to 20.K0373.006 pin 1 ->left side
so net mirror Vertically



Discrete N11M

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title Touch PAD			
Size	Document Number	Rev	SC
Date: Friday, January 22, 2010	Sheet 43 of 72	HM42-CP	

LED

Power LED (Blue)

S3 LED (Orange)

BAT Full LED (Blue)

Charge LED (Orange)

1208 -SC



for factory test

For 2010 Acer Project, WLAN and 3G LED control by KBC

1208 -SC

1123 -SC


1208 -SC



SA 0622 EMI



Q10, Q19, Q20, Q21, Q22 1st stuff 84.00143.I1K
84.00143.I1K is 84.00143.G1K cost down version



1202 -SC

0111 -1
Eng stuff 20.K0491.010 Pin 1 ->right side
PD change to 20.K0228.010 Pin 1 -> right side
do not swap net

Pin 1	5V_S5	
Pin 2	FRONT_PWRLED#_56_R	AC IN
Pin 3	5V_S0	
Pin 4	MEDIA_LED#_R	HDD
Pin 5	3G_LED#_R	3G
Pin 6	3D3V_S0	
Pin 7	WLAN_LED#_R	WLAN
Pin 8	KBC_PWRBTN#_1	Power button
Pin 9	FRONT_PWRLED#_Q	Power LED
Pin 10	GND	

1208 -SC

1123 -SC

1208 -SC

84.00143.H1K
2nd = 84.00143.C1K
1215 -SC

	WLAN_LED_OFF#	WLAN_TEST_LED	WWAN_LED
WLAN ON Always on	L	H	L
WLAN ON (flash)	H	L	L
WWAN_ON	L	L	H
WLAN ON WWAN_ON	L	L	H

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	LED&POWERBD CONN	Rev	SC
Size	Document Number	Rev	SC
Date	Friday, January 22, 2010	Sheet	44 of 72







Run Power

3D3V_AUX_S5

*Del Aux Power schematic,
it is not necessary for reservation*

1008 -SA

1014 -SA





PM_SLP_S3#	1D5V_S0_DDR	1D5V_S0_PWRGD	0D75_S0
0	0	0	0
1	1	1	1

UMA




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **RUN POWER and 3D3V AUX S5**
Size: Document Number: **HM42-CP** Rev: **SC**
Date: Friday, January 22, 2010 Sheet: 45 of 72




ISL62883 VCC_CORE



TPS51123 5V/3D3V





RT9026 0D75V_S0




Discrete N11M


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
Power Block Diagram		
Size	Document Number	Rev
	HM42-CP	SC
Date: Friday, January 22, 2010	Sheet 46	of 72






RT8209E for 1D5V







RT8209E for VCCP




Freq=360KHz

because of 1.05V_S0 and 1.05V_VTT combin together
use PM_SLP_S3# Enable 1.05V power



1211 -SC




UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		RT8209B +VCCP	
Size	Document Number	HM42-CP	
Date	Friday, January 22, 2010	Sheet	51 of 72
Rev		SC	

RT9025 for 1D8V_S0

20090915



RT9026 for 0D75V_S0




<Variant Name>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		RT9025 1D8V/RT9026 0D75	
Size	Document Number	Rev	SC
Date: Friday, January 22, 2010		Sheet 52	of 72

Adaptor in to generate DCBATOUT



BATTERY CONNECTOR



Pin Definition:

1	GND	Batt-, Battery Negative Terminal
2	GND	Batt-, Battery Negative Terminal
3	SMD	SMBus data interface I/O pin
4	SMC	SMBus clock interface I/O pin
5	TH	Connect to Resistor to GND (10kΩ to GND)
6	BI	System present pin, low active
7	BATT+	Batt+, Battery Positive Terminal
8	BATT+	Batt+, Battery Positive Terminal

Core Design

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AD/BATT CONN

Size

Document Number


HM42-CP

Rev

SC

Date: Friday, January 22, 2010

Sheet 57 of 72



Check test point

~~delete 3D3V_S0 test point~~



Test Point放在Dimm Door打開可量測處

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AFTE TP

Size

Document Number

HM42-CP


Rev

SC

Date: Friday, January 22, 2010


Sheet 59 of 72

+3VS to 1.8V Transfer




+1.5V to FBVDD Transfer

+1.05V to +1.05V_NV Transfer





0113 -1

16.55.62 DGPU_PWROK >>>




Discharge Circuit



16 DGPU_PWR_EN# >>>

UMA



hexainf@hotmail.com
GRATIS - FOR FREE

VGA 1 N11P-GE1 A3-->71.0N11P.GOU,
N11M-GE1-B -A3 -> 71.0N11M.EOU



Chip	N11P-GS1-A2	N11P-GE1-A2	N11P-LP1-A2
Device ID	0x0A7A	0x0A29	0x0A28

Chip	N11M-GS1-B-A2	N11M-GE1-B-A2
Device ID	0x0A35	0x0A75

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 301, Taiwan, R.O.C.




File: N11P(1/6) PEG
Size: A2
Date: Friday, January 22, 2010

Document Number: HM42-CP
Rev: SC




Discrete N11M

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
N11P(3/6) DAC			
Size A3	Document Number		Rev SC
HM42-CP			
Date: Friday, January 22, 2010	Sheet	64 of	72




緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title N11P(6/6) POWER	
Size A3	Document Number HM42-CP
Date Friday, January 22, 2010	Rev SC
Sheet 67	of 72

DDR3



SAMSUNG: 72.41164.H0U (Use OEM PN: VR.1GB0B.006)
HYNIX: 72.51G63.C0U (Use OEM PN: VR.1GB0G.004)






UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
VRAM(1/4)			
Size A3	Document Number		Rev
	HM42-CP		SC
Date: Friday, January 22, 2010	Sheet	68 of	72

DDR3



SAMSUNG: 72.41164.H0U
HYNIX: 72.51G63.C0U

HM42-CP

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

VRAM(2/4)

Size

Document Number

HM42-CP

Rev



Date: Friday, January 22, 2010

Sheet 69


69 of 72

2

DDR3



SAMSUNG: 72.41164.H0U
HYNIX: 72.51G63.C0U




HM42-CP

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
VRAM(3/4)			
Size A3	Document Number		Rev SC
HM42-CP			
Date: Friday, January 22, 2010	Sheet	70 of	72

DDR3



SAMSUNG: 72.41164.H0U

HYNIX: 72.51G63.C0U



UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
VRAM(4/4)			
Size A3	Document Number		Rev
	HM42-CP		SC
Date:	Friday, January 22, 2010	Sheet 71 of 72	

3) Samsung VRAM FBRAM1~8 PN:VR.1GB0B.006

Hynix VRAM FBRAM1~8 PN:VR.1GB0G.004

4) VGA 1 N11P-GE1 A3->71.0N11P.G0U,
N11M-GE1-B -A3 -> 71.0N11M.E0U
N11M-OP1 ->

6) VGA 1 N11P-GE1-> R53 49.9K(64.49925.6DL)
N11M-GE1 -> R53 32.4K(64.32425.6DL)

7) R26 stuff Hynix VRAM : 15K(64.15025.6DL)
Samsung VRAM : 20K(64.20025.6DL)

8) R45 stuff N11M use 60.4 ohm (64.32425.6DL)
N11P use 40.2 ohm (64.40R25.6DL)

9) Muxless SKU stuff R181 2.37K (64.23715.6DL)
UMA SKU Stuff R181 2.4K (64.24015.6DL)

10) N11M OP1 ->R392 15K(64.15025.6DL)
N11M GE1 ->R392 30K(64.30025.6DL)

Mini Card 2nd and 3rd source PN confirm

Card Reader 2nd source confrim

[ECR]

Date	released by	ECR Number
11/22	Anita	R1001240

[Old]

PCH1 PN : 71.0IBEX.A0U

[New]

PCH1 PN : 71.0HM55.00U(KI.G5501.002)

hexainf@hotmail.com

GRATIS - FOR FREE

[lab -SB]

2nd -> UMA (S01G)

1st -> Diserete N11P Hynix(S02G)

1st +3rd -> Diserete N11M Hynix(S03G)

2nd +4th -> Diserete N11M Samsung(S04G)

1st -> Diserete N11P Samsung (S05G)

2nd -> N11M Hynix_support Optimus (S06G)

[Eng -SC]

2nd -> UMA Non 3G (55.4GY01.S07G)

1st -> Diserete N11P Hynix_3G(55.4GZ01.S03G)

1st +3rd -> Diserete N11M Hynix_3G(55.4GY01.S09G)

2nd +4th -> Diserete N11M Samsung_Non 3G(55.4GZ01.S02G)

1st + 5th -> Diserete N11P Samsung _3G(55.4GY01.S10G)

1st +3 rd -> UMA Non 3G Non HDMI (55.4GW01.S01G)

[PD -1]

UMA 3G (55.4GY01.M01G)

Diserete N11P Hynix_3G(55.4GY01.M02G) => 1st

Diserete N11P Hynix_Non 3G(55.4GY01.M03G) => 2nd

UMA Non 3G (55.4GY01.M04G)

Diserete N11M Hynix_3G(55.4GY01.M05G)

Diserete N11P Samsung _3G(55.4GY01.M06G) =>1 st

Diserete N11M Samsung_Non 3G(55.4GY01.M07G)

[PD action]

qual TPCN1 2nd source(20.K0296.006)

qual KB1 2nd source(20.K0382.026)

qual HDMI 2nd and 3rd

qual ODD1 3rd source(62.10065.E01)

qual PWRCN1 2nd and 3rd

qual RTC1 4th source

qual BT1 2nd and 3 source

qual U51 and U15 2nd source

qual TC13 2nd source(77.21571.111)

qual U32 2nd source

Qual HS1,HS2 2nd: 34.4B417.401

UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Modify History

Size

Document Number

Rev

Date: Friday, January 22, 2010

Sheet 72

of

72

HM42-CP

SC